代码2-1 AND2.v
<code verilog> module AND2 (output Y, input A, B) ;

 and (Y,  A,  B) 

endmodule

</code>