差别
这里会显示出您选择的修订版和当前版本之间的差别。
| 两侧同时换到之前的修订记录 前一修订版 后一修订版 | 前一修订版 | ||
|
dds_hsdac [2020/11/25 16:37] gongyusu |
dds_hsdac [2020/11/25 17:27] (当前版本) gongyusu |
||
|---|---|---|---|
| 行 11: | 行 11: | ||
| * 通过模块的Pin16提供3.3V供电，板上通过LDO产生3.0V的直流电压供DAC和运算放大器工作 | * 通过模块的Pin16提供3.3V供电，板上通过LDO产生3.0V的直流电压供DAC和运算放大器工作 | ||
| - | ### 2. 设计文档 | + | * {{::hsdac_3d.jpeg|}}<WRAP centeralign> 高速DAC模块的3D效果图 </WRAP> |
| - | ### 3. 相关器件技术资料 | + | * {{::wechatimg661.png|}} <WRAP centeralign> 高速DAC模块的3D效果图 </WRAP> |
| - | * 3PD5651E： | + | * {{::3peakdac.pdf|高速DAC模块的原理图}} |
| - | * 主要功能特性： | + | * {{::3peakdac_simple.rar|高速DAC模块的工程文件 - 压缩格式}} |
| - | * 125 MSPS Update Rate | + | |
| - | * 10-Bit Resolution | + | |
| - | * Linearity: 1/4 LSB DNL | + | |
| - | * Linearity: 1/2 LSB INL | + | |
| - | * Differential Current Outputs: 2 mA to 20 mA | + | |
| - | * SFDR to Nyquist at 40MHz Output: 62 dBc | + | |
| - | * Fast Settling: 35 ns Full-Scale Settling to 0.1% | + | |
| - | * On-Chip 1.10 V Reference | + | |
| - | * Edge-Triggered Latches | + | |
| - | * Power Dissipation: 175 mW @ 5 V to 45 mW @ 3 V | + | |
| - | * Power-Down Mode: 20 mW @ 5 V | + | |
| - | * Single +5 V or +3 V Supply Operation | + | |
| - | * Green, 28-Lead TSSOP Package | + | |
| - | * Pin Compatible with TI and ADI Communication DAC Family | + | |
| - | * [[http://www.3peakic.com.cn/Cn/product/inproduct/id/189/catid/82.html|高速DAC - 3PD5651E产品链接]] | + | |
| - | * [[http://www.3peakic.com.cn/Public/Uploads/files/3PD5651E.pdf|3PD5651E的数据手册PDF]] | + | |
| - | 高速DAC - AD9740产品链接 | + | |
| - | 宽带运算放大器 - SGM8061产品链接 | + | |
| - | 3.3V - 3.0V LDO TPL740F33产品链接 | + | |