Output noise (0.1 Hz to 10 Hz): <10 μV p-p at 1.2 V (typical)
时钟
ADF4360 - 9 BCPZ
The ADF4360-9 Clock Generator PLL with Integrated VCO is configured for generating a 200 MHz differential clock for the ADC and a 100 MHz single-ended clock for the DAC.